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Abstract-To dramatically reduce the need for Silicon frequency synthesizer is always measured in integer mode
reproduction due to poor noise performance, a close-loop first and then measured in fractional mode. The fractional
simulation platform that combines both measured and/or mode would yield the same phase noise performance when
simulation results of open-loop PLL sub-blocks has been compared to the integer case if no noise folding exists.
developed. The platform is suited for A-E based fractional-N Mismatch between the up and down currents yields a
frequency synthesizers enabling integrated circuit designers to discontinuity at the origin of the phase-frequency detector
directly meet cost, performance and schedule milestones. Case (PFD)/Charge Pump (CP) linearity curve that is considered
studies employing the developed platform are provided for a as non-linearity. Extra offset up and down charge-pump
fractional-N frequency synthesizer operating near 5 GHz. The currents at different proportions are normally added to
effects of dead-zone, dithering, near-integer divisor operation, alleviate this non-linearity effect and hence improve the
noise folding and prescaler usage on the overall phase noise
performance of the entire frequency synthesizer are detailed. paeniepromneisd h opbnwdh usdthe loop bandwidth, the loop filter is responsible for filtering
Index Terms-Fractional-N, A-E, Synthesizer, PLL, Charge out the A-E noise. The PFD/CP linearity is simulated,
Pump, PFD, VCO, Divider, Prescaler measured and incorporated in the simulation platform. The
effect of the PFD/CP non-linearity has been shown to affect
I. INTRODUCTION the phase noise performance. The developed platform is
Fractional-N frequency synthesizers employ digital A-Z used for the characterization of some of the above-mentioned
modulators to modulate the main feedback divider to phenomena for the effective design of a 5 GHz frequency
emulate a fractional divider enabling a high sampling synthesizer. Details of the platform model implementation
frequency to be used. A high-sampling frequency aids the are discussed in the following section.
improvement of phase-noise performance within the PLL
loop bandwidth close to carrier [1]. The output frequency is II. A A-E FREQUENCY SYNTHESIZER SIMULATION
derived by multiplication of the sampling frequency and the PLATFORM
fractional divider. The fractional divider is an average value Behavioral modeling for a fractional-N A-Y based PLL
of the instantaneous integer dividers obtained by the A-E has been caied out to check for performance limitations,
modulator output. The A-E modulator used could be of identify dominant noise sources, automate loop filter
cascade type or parallel type (MASH). The phase noise optimization, and generate PFD/CP linearity specifications.
performance of the 3rd_order MASH modulator employed A platform based on a phase domain model of the fractional
takes the shape of a high-pass power spectral density with synthesizer has been built using Cadence's Verilog-A
very low suppression close to carrier [1]. This suppression language. A phase domain model suppresses the carrier
improves the phase noise of the closed-loop fractional-N making time domain faster than voltage domain models in
frequency synthesizer inside the loop bandwidth [1]. the Cadence environment [2,3]. The model includes the
However, it has been demonstrated that non-linearity in the PFD/CP the VCO the reference, the divider, and the A-
phase-frequency detector/charge pump combination causes moDulato el the smaore sults obtand togther
noise folding to within the loop bandwidth worsening the with the measured results of the sub-blocks of the chip
phase-noise plateau rather than improving it. In fact, the
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contribute to the optimum design and implementation of phase-locked loop. Figure 2 shows the phase-domain model
fractional-N synthesizers. time-domain simulation illustrating the voltages at each
A hgh-peesnthsizr dsin sitale oroperation ' individual node in the loop. The reference frequency of 40
the 5 GHz region was selected in this platform. Fig. 1 shows feebacfrprquencyd (dviere output) illustrwnatingit averag toe
the basic platform system. The model employs data from fedakfquny(idrotp)ilsrtngtsvrgeo
simulated and measured results. Rather than simulating 40 MHz (i.e. 40V) after 8[ts. The PFD output is showing its
transient voltage, the model simulates the phases of the convergence to 0 in 8[ts (i.e. locking condition). The settling
individual blocks [2, 3]. The voltage at the output of the of the loop is best viewed by monitoring the tuning voltage
reference signal represents the frequency used in the design that reaches its desired value as illustrated in the figure. The
(in this case 40 MHz, hence the reference is 40V). The PFD synthesized VCO frequency and its correspondent local
model gives a duty cycle output that can take values in the oscillator frequency are both shown to reach their respective
range of-Ito ± 1 [2]. When the duty cycle is negative there values within 8[ts. It should be mentioned here that this
is discharge to the loop filter and when the duty cycle is simulation takes a couple of seconds as compared to a few
positive there is a positive charge to the loop filter. days if transistor-level transient-simulations were used.
PFb/CP Tuning Open and closed-loop phase-noise can be characterized
LUT Curve Integrator in the frequency domain. At this level, open-loop phase
(1) CP ~~~~~~~~noise data must be included in the phase-domain modelCP
~~~~~~~~mentioned above. Each of the individual blocks except the
40VMHzde AMM pas loop filter employs a phase noise mask that has been40Vbivider vc hase ~~~simulated and measured. The VCO and PFD/CP phase noise
Frequency AMD F-Frequency have been simulated and measured and are incorporated in
Fiue1: Phase domain model of the synthesizer the phase-model discussed in this paper which can beFigure
~~~~~~~~~~~~~enabledwhen loop phase-noise is needed.
The PFD/CP linearity curve, whether taking into account Closed-loop phase noise of the synthesizer is then
the dead-zone or not, is provided by a look-up table obtained by performing a power spectral density transform
immediately after the PFD. The PFD data could be easily on the integrated VCO signal shown in Fig. 1. The divider
stored in a file and loaded within the used block. The output and the A-Z modulator are combined into one unique block.
of this look-up table is a voltage driving the subsequent The block simply divides the voltage in fractional mode and
charge pump that has normalized up and down currents contains the phase-noise mask of the delta-sigma modulator.
yielding the desired charge pump values. The output of the The detailed closed-loop phase noise simulation and
charge pump current creates a voltage at the output of the measurement is discussed in the following section. Also
loop filter that in turn drives the VCO. The VCO shown are the settled synthesizer phase-domain voltages for
characteristic is a look-up table obtained by either simulating the case of no A-Z dithering and 8-LSB A-Z dithering as in
or measuring the gain of the VCO. The output of the VCO is Fig. 3 and Fig. 4, respectively. As can be seen in Fig. 3, the
a frequency which in fact is a voltage value in this proposed expected periodicity is occurring in the synthesizer feedback
model. To obtain a phase value at the output of the VCO, it signal that results in a large spurious signal as will be shown
is mandatory to use an integrator as shown in Fig. 1. in the next section. This periodicity disappears when 8-LSB
T,--k 80, Fq-- ~-p~fl~4,2D~Hz ,~Q~-~9Gz)dithering is applied to the A-Z modulator as shown in Fig. 4.The 8-Bit LSB dithering causes enough excitation
_+,8980K ~~~~~~~~~~~randomizing the spurious energy. This also will be seen in
the frequency domain results in the following section.
1) 50, 0111 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~Tr--R~p-,ith-t Nth,
________________4_______________________K__
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Figure 2: Time-Domain Phase-Model Node Voltages~~~~~~~~~~~~~~~~~~~~~~4,1194
ThVimltininte rpoeFpafomiscrre-otin2p,2Xh2')~~ ~~ ~
both the time-domain and frequency domains. The time 5~IA 1~~IAAI*~AAAIIAAZ4NAAA~AA"IAAI~---~AI.-Adoai siuainad hemntrn fth etigi h Fgr :Stld L otgswthn - ihrn
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III. PLATFORM EVALUATION processing. Other effects that have been monitored using the
With the aid of the developed platform with fast developed platform are as discussed below:
simulation time, it is possible to optimize the filter
components to yield optimum phase noise performance. A. Dithering Efect
Initial loop filter values were calculated using [4]. P-S_D N__ dlkhile Ph.ir N.i..f.- C!9GHz,N- 122.5
o,,' o _ PSr 1-1 SlM Diih.rErq
T-,n,i,,,t R-sp-n .vith S-Sit LSB DihrMNX | l ==___ = _=
-48.9000K 7 pu d luo uto ratio.WIta )Crt- r






4999991 _u| ~~~~~~~~Figure6: PLL Phase Noise with 1-LSB A-E Dithering
lirrie < b ) ~~superimposed on that of Figure 5.
Figure 4: Settled PLL voltages (8-LSB A-E Dithering)
Figure 6 shows the phase noise profile for the frequency
This section discusses the phase noise power spectral synthesizer employing a 1-LSB dithering applied to the
densities (PSD) of the synthesizer in different settings. The digital A-E modulator. Two cases are superimposed. The
performance in the frequency domain (i.e. phase noise) can first case is when no dithering is employed which shows the
be easily obtained by performing power-spectral density presence of spurious fractional contents whereas the top part
transform on the time-domain phase-domain model results of is the case where dithering is applied. In this case, the
the synthesizer in locked condition. Several phenomena can spurious energy is spread across the spectrum and hence the
be studied using this platform; however, studies have been lifting of the phase noise as illustrated in Fig 6. The 10MHz
limited to three effects in this paper. These are: dead-zone spurious signal has disappeared, however another low-
effect, A-E dithering effect, and close-to-integer division amplitude spurious signal 20MHz came to existence.
effect. Further dithering could be applied if total spurious
-l5M;t "CfzNl2 cancellation is required. This is illustrated in Fig. 7 for the
P90:rrNo<1t1e case with 8-LSB dithering. Here it can be seen that there are
l4PqgutQ,ttOaf.t V:t l11 no spurious signals present but as expected the phase noise
__0F >[| 1 1111 1 when designing synthesizers to strike a compromise between
1 [ [ ]SIr | ~~~~~deterministic spurious noise andrandom phase noise.
M~~~~~~~~~~~~~~~~~~~~O 100KN INsIM ioFigure~~~~~~~~~~~~~~~~~~~~~~FOq"YOf'5:LLLBhaeANisewihiNtA-eD hein
The frequency domain phase noise of the PLL with no Pse| I
A-E dithering is shown in Fig 5. A presence of a fractional o
spurious signal can be observed at 1pOaseHz for this case profilefoterqn
which employs an irrational fractional divisor part (0.5). rqftyfel/
The low-frequency effect below25 kHz is adeficiency inthe Figure 7: PLL Phase Noise with 8-LSB A-E Dithering
power-spectral density function built in Cadence. If low- superimposed on those of Figures 5 and 6.
frequency phase noise is of interest, it is advisable to export
the data to a mathematical package for further accurate
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B. Close-To-Integer Operation C. Dead-Zone Effect
When close-to-integer feedback divider is used, the The dead-zone effect is obtained due to the non-linear
spurious signals are harder to noise shape as can be seen in effect of the PFD/charge pump in the synthesizer as shown
Fig. 8 where no dithering has been applied. Fig. 9 shows the in Fig.10. This manifests itself in the phase noise
synthesizer phase noise with 10-LSB dithering applied to the deterioration as shown in Fig. 10. A 10 dB worse in phase
A-E modulator and a close-to-integer division ratio used. noise is yielded when dead-zone exists as compared to the
There is a total cancellation of the spurious content, however case when 10-LSB dithering applied to the A-E modulator
at the expense of deterioration in the phase noise level as shown in Fig. 9 and superimposed on Fig. 11.
illustrated in Fig.9 superimposing the case where 1-LSB Ph-. N.i.. ,=49165,N=1229125
., . r Sr3 tElose to ir terier rithr4bitrx ther~~~~~~~~~~~~~~~~~~~~~~~~ ! FMU,~.n,~th D hdithering has been employed. P8Dv
F'h.,. NM e f, = 49165GH. NFu 11P L22L9P25
_h N_ =s n f twith Cr elose-tieFeedb
r 8.L PhaS i wth Clo ieger edbk Di Dit
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Figure 11: PLL Phase Noise with Close-to-integer Feedback
Digurev8:iPLLsPhaseiNoiseowithnClose-To-Integer Feedback Division and 10-LSB A-E Dithering superimposed on that withDIVISIOI1 t>EQsehoise~~~:1, e4115,f5=2.12 Dead-Zone
UD ~~ ~ ~ ~ ~ ~ ~ ~ ~~oioe bySoevlatn thet plafor testing a@i5 GHz
~~~~~~~~I LDIth,IV. CONCLUSION
~~1X° r etcDitger ~~~~Wehave presented a platform for the efficient
F I 1 1 111111 1+811111 1111 1I ch~~~~~~~~~~~caracterization of a A-E Frequency synthesizers. Te
f | 111111 lf8z ilifilil,ll 111111platform employs aphase-domain model ofeach individual
i l 11:1: ~~~monitored by evaluating the platform testing a 5 GHz
frequency synthesizer. Many synthesizer effects can be
-140 ll{|ll] gl1X]8] 1] '; 1^^l monitored using the developed platform but for brevity,
phenomena such as dithering, close-to-integer division, and
dead-zone have been tested and presented in this paper. The
I-1'I 11~ __LtL platform offers circuit designers a superb tool for chip
10 OK lm} WM M1lf100M....FH.q-,,,%:yOfI:S@l.t HZ. ) verification in a short period of time.
Figure 9: PLL Phase Noise with Close-to-integer Feedback
Division and 10-LSB A-E Dithering superimposed on that of 1- ACKNOWLEDGMENT
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Figure 10: PFD/CP Gain Characteristics illustrating Dead-
zone Band.
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